

"EXPRESS MAIL" Mailing Label No..EV331251262US  
Date of Deposit.....JULY 30, 2003.....

PROGRAMMABLE CLOCK SYNCHRONIZER

PRIORITY UNDER 35 U.S.C. §119(e) & 37 C.F.R. §1.78

**[0001]** This nonprovisional application claims priority based upon the following prior United States provisional patent application entitled: "*Programmable Clock Synchronizer and Controller Arrangement Therefor*," Application No.: 60/469,120, filed May 9, 2003, in the name(s) of: Richard W. Adkisson, which is hereby incorporated by reference.

CROSS-REFERENCE TO RELATED APPLICATION(S)

**[0002]** This application discloses subject matter related to the subject matter disclosed in the following commonly owned co-pending patent applications: following commonly owned co-pending patent applications: (i) "Controller Arrangement for a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200207723-1), in the name(s) of: Richard W. Adkisson; (ii) "System and Method for Synchronizing Multiple Synchronizer Controllers," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200207724-1), in the name(s) of:

Richard W. Adkisson; (iii) "System and Method for Maintaining a Stable Synchronization State in a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208008-1), in the name(s) of: Richard W. Adkisson; (iv) "System and Method for Compensating for Skew between a First Clock Signal and a Second Clock Signal," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208009-1), in the name(s) of: Richard W. Adkisson; and (v) "Phase Detector for a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208010-1), in the name(s) of: Richard W. Adkisson, all of which are incorporated by reference herein.

#### BACKGROUND

**[0003]** Digital electronic systems, e.g., computer systems, often need to communicate using different interfaces, each running at an optimized speed for increased performance. Typically, multiple clock signals having different frequencies are utilized for providing appropriate timing to the interfaces. Further, the frequencies of such clock signals are generally related to one another in a predetermined manner. For example, a core or system clock running at a particular frequency ( $F_c$ ) may be utilized as a master clock in a typical computer system for providing a time base with respect to a specific portion of its digital circuitry. Other portions of the computer system's digital circuitry (such as a bus segment and the logic circuitry disposed thereon) may be clocked using timing signals derived

from the master clock wherein the derived frequencies ( $F_D$ ) follow the relationship:  $F_C/F_D \geq 1$ .

**[0004]** Because of the asynchronous - although related - nature of the constituent digital circuit portions, synchronizer circuitry is often used in computer systems to synchronize data transfer operations across a clock domain boundary so as to avoid timing-related data errors. Such synchronizer circuitry is typically required to possess low latency (which necessitates precise control of the asynchronous clocks that respectively clock the circuit portions in two different clock domains). Furthermore, since phase-locked loops (PLLs) utilized in conventional arrangements to produce clocks of different yet related frequencies can have a large amount of input/output (I/O) jitter, it is essential that the synchronizer circuitry be able to tolerate significant amounts of low frequency phase difference (or, skew) between the clocks generated thereby.

#### SUMMARY

**[0005]** A programmable synchronizer system is provided for effectuating data transfer across a clock boundary between a core clock domain and a bus clock domain, wherein the core clock domain is operable with a core clock signal and the bus clock domain is operable with a bus clock signal, the core and bus clock signals having a ratio of  $N$  core clock cycles to  $M$  bus clock cycles, where  $N/M \geq 1$ . A first synchronizer is provided for synchronizing data transfer from a core clock domain logic block to a bus clock domain logic block. A

second synchronizer is operable to synchronize data transfer from the bus clock domain logic block to the core clock domain logic block. Control means are included for controlling the first and second synchronizers, the control means operating responsive at least in part to configuration means that is configurable based on skew tolerance and latency parameters.

BRIEF DESCRIPTION OF THE DRAWINGS

**[0006]** FIG. 1 depicts a block diagram of an embodiment of a programmable synchronizer system for effectuating data transfer across a clock boundary;

**[0007]** FIG. 2 depicts a timing diagram of two clock domains having a 5:4 frequency ratio wherein the programmable synchronizer system of FIG. 1 may be utilized for effectuating data transfer across the clock boundary;

**[0008]** FIG. 3 depicts a timing diagram of the various control signals associated with the programmable synchronizer system for transferring data between two clock domains having a 5:4 frequency ratio;

**[0009]** FIG. 4A depicts a block diagram of an embodiment of a synchronizer circuit for transferring data from a first clock domain (i.e., "fast clock domain" or "core clock domain") to a second clock domain (i.e., "slow clock domain" or "bus clock domain"), wherein the clock domains have a 5:4 frequency ratio;

**[0010]** FIG. 4B depicts a timing diagram associated with the synchronizer circuit shown in FIG. 4A;

**[0011]** FIG. 5A depicts a block diagram of an embodiment of a synchronizer circuit for transferring data from the second clock domain (i.e., "slow clock domain" or "bus clock domain") to the first clock domain (i.e., "fast clock domain" or "core clock domain"), wherein the clock domains have a 5:4 frequency ratio; and

**[0012]** FIG. 5B depicts a timing diagram associated with the synchronizer circuit shown in FIG. 4B.

DETAILED DESCRIPTION OF THE DRAWINGS

**[0013]** In the drawings, like or similar elements are designated with identical reference numerals throughout the several views thereof, and the various elements depicted are not necessarily drawn to scale. Referring now to FIG. 1, therein is depicted an embodiment of a programmable synchronizer system 100 for effectuating data transfer across a clock boundary between a first clock domain (i.e., "fast clock domain") having N clock cycles and a second clock domain (e.g., "slow clock domain") having M clock cycles such that  $N/M > 1$ . Typically,  $M = (N - 1)$ , and by way of exemplary implementation, the synchronizer system 100 may be provided as part of a computer system for transferring data between a faster core clock domain (e.g., operating with a core clock signal of 250 MHz) and a slower bus clock domain (e.g., operating with a bus clock signal of 200 MHz), with a 5:4 frequency ratio. Accordingly, for purposes of this present patent application, the terms "first clock" and "core clock" will be used synonymously with respect to a fast clock

domain; likewise, the terms "second clock" and "bus clock" will be used with respect to a slow clock domain.

**[0014]** A phase-locked loop (PLL) circuit 104 is operable to generate a SYNC pulse 110 and a bus clock (i.e., second clock) signal 108 (designated as *bus\_clock*) based on a core clock (i.e., first clock) signal 106 (designated as *core\_clock*) provided thereto. As will be seen below, the SYNC pulse 110 provides a reference point for coordinating data transfer operations and is driven HIGH when the *bus\_clock* and *core\_clock* signals have coincident rising edges. The two clock signals 106, 108 and SYNC pulse 110 are provided to a synchronizer/controller block 102 that straddles the clock boundary between a first clock domain (i.e., core clock domain) and a second clock domain (i.e., bus clock domain) for effectuating data transfer across the boundary. Reference numerals 103A and 103B refer to circuitry disposed in the first and second clock domains, respectively, e.g., core clock domain logic and bus clock domain logic, that transmit and receive data therebetween as facilitated via synchronizers 105A and 105B, which will be described in greater detail hereinbelow.

**[0015]** Each of the *core\_clock* and *bus\_clock* signals 106, 108 is first provided to a respective clock distribution tree block for generating a distributed clock signal that is provided to various parts of the synchronizer/controller block 102. Reference numeral 112 refers to the clock distribution tree operable with the *core\_clock* signal 106 to generate the distributed *core\_clock* signal, which is labeled as "c" and shown with reference numeral 106' in FIG. 1.

Likewise, reference numeral 114 refers to the clock distribution tree 114 operable with the bus\_clock signal 108 to generate the distributed bus\_clock signal, which is labeled as "b" and shown with reference numeral 108' in FIG. 1. As one skilled in the art should readily recognize, the distributed clock signals are essentially the same as the input clock signals. Accordingly, the core\_clock signal 106 and its distributed counterpart c 106' are treated equivalently hereinafter. Also, the bus\_clock signal 108 and its distributed counterpart b 108' are similarly treated as equivalent.

**[0016]** A SYNC sampling logic block 116 is operable responsive to the distributed clock signals 106', 108' and SYNC pulse signal 110, to generate a pair of sampled SYNC pulses that are forwarded to appropriate synchronizer controller circuitry. In one embodiment, the sampled SYNC pulses are manufactured as follows. The SYNC pulse 110 is sampled twice by two flip flop (FF) elements (not shown in FIG. 1) that are clocked on the rising edge of the distributed core\_clock, c 106'. As may be appreciated, sampling by two FF elements is effective in eliminating metastability associated with the SYNC pulse 110 (possibly arising due to the skew between the input signal, core\_clock 106 and the output signal, SYNC 110). The twice-sampled SYNC pulse is designated as "sync" signal 118 in FIG. 1, which is provided to a first synchronizer controller (or, core clock synchronizer controller) 124 operating in the first clock domain.

**[0017]** With respect to the second clock domain (i.e., bus clock domain), the SYNC pulse 110 is sampled in the SYNC sampling logic block 116 by a single FF element (not shown in this FIG.) that is clocked on the rising edge of the distributed bus\_clock, b 108'. To signify that the sampling is done using the bus\_clock, the sampled SYNC pulse is designated as "sync\_B" signal 120, which is provided to a second synchronizer controller 122 operating in the second clock domain, also referred to as the bus clock synchronizer controller in FIG. 1.

**[0018]** The bus clock synchronizer controller 122 is operable responsive to the distributed bus\_clock, b 108' and sampled sync\_B pulse 120 to generate a plurality of synchronizer control signals, a portion of which signals are directed to a first synchronizer circuit means 105A operating to control data transfer from first circuitry 103A (i.e., core clock domain logic) to second circuitry 103B (i.e., bus clock domain logic). Reference numeral 132 refers to the signal path of this portion of control signals emanating from the bus clock synchronizer controller 122. Another portion of the synchronizer control signals generated by the bus clock synchronizer controller 122 are directed (via signal path 134) to a second synchronizer circuit means 105B operating to control data transfer from second circuitry 103B to first circuitry 103A. Consistent with the nomenclature used in the present patent application, the first and second synchronizer circuits may also be referred to as core-to-bus synchronizer and bus-to-core synchronizer circuits, respectively. In addition, the bus clock synchronizer

controller 122 also generates a set of inter-controller control signals that are provided to the first synchronizer controller 124 (i.e., core clock synchronizer controller) such that both controllers can work together. Reference numeral 128 refers to the signal path of the inter-controller clock relationship control signal(s) provided to the core clock synchronizer controller 124.

**[0019]** Similar to the operation of the bus clock synchronizer controller 122, the core clock synchronizer controller 124 is operable responsive to the distributed core\_clock, c 106', inter-controller control signals and sampled sync pulse 118 to generate a plurality of synchronizer control signals, a portion of which signals are directed to the first synchronizer circuit means 105A and another portion of which signals are directed to the second synchronizer circuit means 105B. Reference numerals 138 and 140 refer to the respective signal paths relating to these control signals. The core clock synchronizer controller 124 also generates data transmit/receive control signals that are provided to the core clock domain logic 103A via signal path 136 in order that the core clock domain logic 103A knows when it can send data to the bus clock domain logic 103B (i.e., valid TX operations) and when it can receive data from the bus clock domain logic 103B (i.e., valid RX operations).

**[0020]** All control signals from the bus clock synchronizer controller 122 to the first and second synchronizers 105A, 105B are staged through one or more FF elements that are clocked with the distributed bus\_clock, b 108'. Likewise, the control signals from the core clock synchronizer

controller 124 are staged through a number of FF elements clocked with the distributed core\_clock, c 106', before being provided to the various parts of the synchronizer system 100. Accordingly, as will be seen in greater detail below, the various control signals associated with the synchronizer system 100 may be designated with a signal label that is concatenated with a "\_ff" or "\_ff\_B" suffix to indicate the registration process by the distributed core\_clock or the distributed bus\_clock.

**[0021]** A phase detector 130 detects phase differences (i.e., skew) between the two clock signals by operating responsive to the sampled bus\_clock and core\_clock signals. This information is provided to the core clock synchronizer controller 124, which can compensate for the skew or determine appropriate times to coordinate with the bus clock synchronizer controller 122.

**[0022]** Where the bus\_clock signal is stable with respect to the SYNC pulse, the inter-controller clock relationship control signals are generated by the bus clock synchronizer controller 122 that provide information as to the frequency ratio of the first and second clock signals, clock sequence information and SYNC delay, which are transmitted to the core clock synchronizer controller 124 for synchronizing its core\_clock signal in accordance therewith. On the other hand, where the core\_clock signal is stable with respect to the SYNC pulse, the inter-controller clock relationship control signals are generated by the core clock synchronizer controller 124 for transmission to the bus clock synchronizer controller 122 so that both synchronizer controllers may be

appropriately synchronized. Further, a configuration interface 126, labeled as SYNC\_Config in FIG. 1, is provided as part of the programmable synchronizer system 100 for configuring the core clock synchronizer controller 124 so that it may be programmed for different skew tolerances, latencies and modes of operation. In one embodiment, the configuration interface 126 may be implemented as a register having a plurality of bits. In another embodiment, a memory-based setting, e.g., EPROM-stored settings, may be provided as a SYNC configuration interface.

**[0023]** Additional details regarding the various subsystems described hereinabove may be found in the following commonly owned co-pending patent applications: (i) "Controller Arrangement for a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200207723-1), in the name(s) of: Richard W. Adkisson; (ii) "System and Method for Synchronizing Multiple Synchronizer Controllers," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200207724-1), in the name(s) of: Richard W. Adkisson; (iii) "System and Method for Maintaining a Stable Synchronization State in a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208008-1), in the name(s) of: Richard W. Adkisson; (iv) "System and Method for Compensating for Skew between a First Clock Signal and a Second Clock Signal," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208009-1), in the name(s) of: Richard W. Adkisson; and (v) "Phase Detector for a Programmable Clock Synchronizer," filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208010-1), in

the name(s) of: Richard W. Adkisson, all of which are incorporated by reference herein.

**[0024]** As set forth above, the synchronizer system 100 may be programmed for different skew tolerances and latencies, so that data transfer at high speeds can proceed properly even where there is a high skew or requirement of low latency. Further, the synchronizer system 100 can operate with any two clock domains having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ . For purposes of illustration, the operation of an embodiment of the programmable synchronizer system 100 is set forth in detail below for clock domains with a 5:4 frequency ratio.

**[0025]** Referring now to FIG. 2, depicted therein is a timing diagram 200 associated with two clock domains having a 5:4 frequency ratio. By way of example, the core\_clock signal 106 is provided as the fast clock and the bus\_clock signal 108 is provided as the slow clock. Accordingly, for every five ticks of the core\_clock, there are four ticks of the bus\_clock. As alluded to before, the SYNC pulse 110 is generated when a rising edge of the core\_clock signal 106 coincides with a rising edge of the bus\_clock signal 108, which commences a timing sequence window 204 for the transfer of data, that may comprise  $k$ -bit wide data ( $k \geq 1$ ), from one clock domain to the other clock domain. A cycle count 202 refers to the numbering of core\_clock cycles in a particular timing sequence 204.

**[0026]** As pointed above, the SYNC pulse 110 is driven HIGH on coincident rising edges of the clock signals and the data transfer operations across the clock boundary between the two

clock domains are timed with reference to the SYNC pulse. In a normal condition where there is no skew (or, jitter, as it is sometimes referred to) between the clock signals, the coincident edges occur on the rising edges of the first cycle (cycle 0) as shown in FIG. 2. Since there are five core\_clock cycles and only four bus\_clock cycles, the first clock domain circuitry cannot transmit data during one cycle, resulting in what is known as a "dead tick," as the second clock domain circuitry does not have a corresponding time slot for receiving it. Typically, the cycle that is least skew tolerant is the one where data is not transmitted. Likewise, because of an extra cycle (where the data is indeterminate and/or invalid), the first clock domain circuitry cannot receive data during one cycle. Again, it is the cycle with the least skew tolerance during which the data is not received by the first clock domain circuitry.

**[0027]** Skew between the clock signals can cause, for example, a variance in the positioning of the SYNC pulse which affects the data transfer operations between the two domains. In the exemplary 5:4 frequency ratio scenario set forth above, if the bus\_clock 108 leads the core\_clock 106 by a quarter cycle for instance, then instead of the edges being coincident at the start of cycle 0, they will be coincident at the start of cycle 1. In similar fashion, if the bus\_clock signal lags the core\_clock signal by a quarter cycle, the edges will be coincident at the start of the last cycle (i.e., cycle 4). Regardless of the skew between the clock cycles, however, there will be one cycle where data cannot be sent and one cycle where data cannot be received, from the perspective of the core clock domain circuitry.

**[0028]** FIG. 3 depicts a timing diagram 300 of the various control signals associated with an embodiment of the programmable synchronizer system 100 for transferring data between two clock domains having 5:4 frequency ratio. The clock cycles 106, 108 and SYNC pulse 110 are depicted again for showing the temporal relationship among the control signals. Reference numeral 302 refers to a b2c\_valid\_ff signal (active HIGH) that is generated by the core clock synchronizer controller 124 for specifying one of the five cycles during which the core clock domain circuitry 103A cannot receive data supplied by the bus clock domain circuitry 103B. As illustrated, data may be received from the bus clock domain circuitry 103B in cycles 1-4, but not in cycle 0. Likewise, since there is a dead tick between the core and bus clocks, the core synchronizer controller 124 also provides a c2b\_valid\_ff signal 304 to indicate when the core clock domain circuitry 103A can validly transmit data to the bus clock domain circuitry 103B. Further a series of "advance warning" signals (each being active HIGH), c2b\_valid\_m\_ff[4:1] 306A-306D, are provided for indicating a number of cycles ahead of time as to when the dead cycle occurs between the first and second clock signals during which the core clock domain circuitry 103A cannot transmit data. For instance, c2b\_valid\_ff 304 is asserted LOW in cycle 4, indicating that the core clock domain circuitry 103A cannot send data in that particular cycle. Core clock domain data during that cycle may have to be buffered accordingly before it is transmitted in a subsequent cycle. Advance warning as to the occurrence of the dead cycle may be given ahead by one cycle (i.e., in cycle 3, as indicated by

c2b\_valid\_m\_ff[1] 306A that is asserted LOW in cycle 3), by two cycles (i.e., in cycle 2, as indicated by c2b\_valid\_m\_ff[2] 306B that is asserted LOW in cycle 2), by three cycles (i.e., in cycle 1, as indicated by c2b\_valid\_m\_ff[3] 306C that is asserted LOW in cycle 1), and by four cycles (i.e., in cycle 0, as indicated by c2b\_valid\_m\_ff[4] 306D that is asserted LOW in cycle 0).

**[0029]** Since the b2C\_valid and c2b\_valid control signals operate to indicate when a valid data transfer may occur, these signals may collectively be referred to as "transfer control" signals provided by the core clock synchronizer controller 124. The core clock synchronizer controller 124 also generates another set of control signals, namely, the synchronizer control signals (c0\_sel\_ff 308, c1\_sel\_ff 310 and core\_sel\_ff 312) that control the data loading and data capture circuitry of the synchronizers 105A, 105B. Likewise, the bus clock synchronizer controller 122 generates another set of synchronizer control signals (b0\_sel\_ff 314, b1\_sel\_ff 316 and bus\_sel\_ff 318) that also control the data loading and data capture circuitry of the synchronizers 105A, 105B, which are described below.

**[0030]** FIG. 4A depicts a block diagram of an embodiment of a synchronizer circuit 400 for transferring data from a first clock domain to a second clock domain, wherein the clock domains have a 5:4 frequency ratio. It should be apparent that the synchronizer circuit 400 is a particular embodiment of the first synchronizer (i.e., core-to-bus synchronizer) 105A shown in FIG. 1 that is adapted to operate with the various control signals described hereinabove. Data

402 from the first clock domain (i.e., core data from the core clock domain logic) is provided on a  $k$ -bit wide data path to the input side of the synchronizer circuit 400 that essentially comprises a first TRANSMIT multiplexer-register (MUXREG) block 408A and a second TRANSMIT MUXREG block 408B. Each of the TRANSMIT MUXREG blocks includes a 2:1 MUX coupled to a register that is clocked by the first clock signal (i.e., the distributed `core_clock, c 106'`), wherein the  $k$ -bit wide data is provided to the input of the 2:1 MUX that is selected when a MUX control signal is driven HIGH. The other input of the 2:1 MUX is coupled via a feedback path to the output of the register associated therewith. In the embodiment shown in FIG. 4A, register 412A and associated 2:1 MUX 410A form the first TRANSMIT MUXREG block 408A, wherein the 2:1 MUX 410A is controlled by `c0_sel_ff 308` (generated by the core clock synchronizer controller 124) that is staged thorough FF 404. Likewise, register 412B and associated 2:1 MUX 410B form the second TRANSMIT MUXREG block 408B, wherein the 2:1 MUX 410B is controlled by `c1_sel_ff 310` (also generated by the core clock synchronizer controller 124) that is staged thorough FF 406. Each of the FF elements 404 and 406 is clocked by the distributed `core_clock, c 106'`.

**[0031]** Each of the outputs of the two TRANSMIT MUXREG blocks 408A, 408B, i.e., `c0_ff 414A` and `c1_ff 414B`, respectively, is provided to a RECEIVE MUXREG block 416 on the output side of the synchronizer circuit 400, which includes a 2:1 MUX 420 and a register 418 that is clocked by the second clock signal (i.e., the distributed `bus_clock, b 108'`). MUX control is provided by `bus_sel_B` that is

generated by the bus clock synchronizer controller 122 and staged through FF 424 as bus\_sel\_ff 318. The output of the RECEIVE MUXREG block 416 (i.e., bus\_ff) is the  $k$ -bit wide data received in the bus clock domain logic as bus data 422.

**[0032]** It should be apparent that although single instances of the various MUXREG blocks are shown in FIG. 4A, there are in fact  $k$  such blocks in the data path through the core-to-bus synchronizer 400 to synchronize the transfer of all  $k$  data signals (of the  $k$ -bit wide data,  $k \geq 1$ ) from the core clock domain logic to the bus clock domain logic. FIG. 4B depicts a timing diagram associated with the core-to-bus synchronizer embodiment 400 which illustrates the temporal relationship of the various control signals associated therewith and the effect of different skew tolerances and latencies. Two sequences of core data 402, [A,B,C,D,E] and [A2,B2,C2,D2,E2], are exemplified, each data block being  $k$ -bit wide and available for a particular clock cycle, 0 through 4. Different skew tolerances and latency factors may be programmed by controlling what the RECEIVE MUXREG block 416 loads from c0\_ff 414A or c1\_ff 414B. In Panel A 450A, data transfer from the core domain circuitry to the bus domain circuitry is shown where a condition involving skew tolerance of 0.25 (of a core\_clock period) and added latency of 0.75 (of a core\_clock period) is programmed. Under these conditions, the core clock synchronizer controller 124 generates the c2b\_valid\_ff 304 signal such that there is no valid TX operation on cycle 4 (i.e., the fifth cycle). Accordingly, the TRANSMIT MUXREG blocks 408A and 408B respectively load the data portions [B,D] and [A,C] in each

sequence, as controlled by `c0_sel_ff` 308 and `c1_sel_ff` 310. The data portion in cycle 4, [E], is not sent, which may be buffered and/or transmitted subsequently on a separate data path. The RECEIVE MUXREG block 416 alternatively loads from `c0_ff` 414A (for the [B,D] portion) and `c1_ff` 414B (for the [A,C] portion) under the control of `bus_sel_B` 318 from the bus clock synchronizer controller 122. The data from the RECEIVE MUXREG block 416 is clocked out using the distributed `bus_clock`, b 108', as `bus_ff` 422 (i.e., bus data), the sequences being [A,B,C,D] and [A2,B2,C2,D2].

**[0033]** Likewise, in Panels 450B and 450C, data transfers involving skew tolerance of 0.5 and added latency of 1.0 and skew tolerance of 0.75 and added latency of 1.25 are respectively shown. Under these conditions, the core clock synchronizer controller 124 determines that data transmit operations in cycle 0 and cycle 1, respectively, are invalid. Accordingly, `c2b_valid_ff` 304 signals that are asserted LOW in cycle 0 and in cycle 1 are provided by the core clock synchronizer controller to indicate that data portion [A] and data portion [B] cannot be transmitted. As a result, the transmitted bus data sequences are [B,C,D,E]/[B2,C2,D2,E2] and [A,C,D,E]/[A2,C2,D2,E2], respectively, under the two sets of skew/latency combinations illustrated.

**[0034]** Referring now to FIG. 5A, depicted therein is a block diagram of an embodiment of a synchronizer circuit 500 for transferring data from a bus clock domain to a core clock domain, wherein the core and bus clock domains have a 5:4 frequency ratio. Again, those skilled in the art will recognize that the synchronizer circuit 500 is a particular

embodiment of the second synchronizer (i.e., bus-to-core synchronizer) 105B shown in FIG. 1 that is adapted to operate with the various control signals described hereinabove with particular reference to FIG. 3. Further, it should be apparent that the physical circuitry of the bus-to-core synchronizer 500 is essentially similar to that of the core-to-bus synchronizer 400 set forth in detail above, but for being wired with different control signals, appropriately generated by the synchronizer controllers.

**[0035]** Data 502 from the second clock domain (i.e., bus data from the bus clock domain logic) is provided on a  $k$ -bit wide data path to the input side of the synchronizer circuit 500 that comprises a pair of TRANSMIT MUXREG blocks 508A, 508B disposed in the bus clock domain. Each of the TRANSMIT MUXREG blocks includes a 2:1 MUX coupled to a register that is clocked by the second clock signal (i.e., the distributed *bus\_clock*, b 108'), wherein the  $k$ -bit wide bus data 502 is provided to the input of the 2:1 MUX that is selected when a MUX control signal is driven HIGH. The other input of the 2:1 MUX is coupled via a feedback path to the output of the register associated therewith. In the embodiment shown in FIG. 5A, register 512A and associated 2:1 MUX 510A form the first TRANSMIT MUXREG block 508A disposed in the second clock domain, wherein the 2:1 MUX 510A is controlled by *b0\_sel\_B* (generated by the bus clock synchronizer controller 122) that is staged thorough FF 504 as *b0\_sel\_ff* 314. Likewise, register 512B and associated 2:1 MUX 510B form the second TRANSMIT MUXREG block 508B disposed in the second clock domain, wherein the 2:1 MUX 510B is controlled by *b1\_sel\_B*

(also generated by the bus clock synchronizer controller 122) that is staged thorough FF 506 as b1\_sel\_ff 316. Each FF 504, 506 is clocked by the distributed bus\_clock, b 108'.

**[0036]** The outputs of the two TRANSMIT MUXREG blocks 508A, 508B, i.e., b0\_ff 514A and b1\_ff 514B, respectively, are provided to a RECEIVE MUXREG block 516 on the output side of the synchronizer circuit 500 (i.e., disposed in the first clock domain), which includes a 2:1 MUX 520 and a register 518 that is clocked by the first clock signal (i.e., the distributed core\_clock, c 106'). MUX control is provided by core\_sel that is generated by the core clock synchronizer controller 124 and staged through FF 524 as core\_sel\_ff 312. The output of the RECEIVE MUXREG block 516 (i.e., core\_ff) is the  $k$ -bit wide data received in the core clock domain logic as core\_data 522.

**[0037]** Again, it will be recognized that in actual implementation, the synchronizer embodiment 500 shown in FIG. 5A may include multiple instances of the various MUXREG blocks to synchronize the transfer of all  $k$  data signals (of the  $k$ -bit wide bus data,  $k \geq 1$ ) from the bus clock domain logic to the core clock domain logic. FIG. 5B depicts a timing diagram associated with the bus-to-core synchronizer embodiment 500 which illustrates the temporal relationship of the various control signals associated therewith and the effect of different skew tolerances and latencies. Two sequences of bus data 502, [A,B,C,D] and [A2,B2,C2,D2], are exemplified, each block being  $k$ -bit wide and available for a particular clock cycle, 0 through 3. Different skew tolerances and latency factors may be programmed by

controlling when the RECEIVE MUXREG block 516 loads from  $b0\_ff$  514A or  $b1\_ff$  514B. In 5:4 mode, for example, the RECEIVE MUXREG block 516 loads five times but since only four data transfers can come from the bus domain, only four will be used (the extra cycle having an unused data portion, marked with an X in the Panels 550A-550C). As shown in FIG. 5B, bus data 502 is stored in the TRANSMIT MUXREG blocks where each loads alternatively, under the control of  $b0\_sel\_B$  314 and  $b1\_sel\_B$  316, on every other bus\_clock. Also, each TRANSMIT MUXREG block holds the data for two bus clocks. Accordingly, the first data block [A] is stored in TRANSMIT MUXREG 512B, the second data block [B] in TRANSMIT MUXREG 512A, the third data block [C] in TRANSMIT MUXREG 512B, and finally, the fourth data block [D] in TRANSMIT MUXREG 512A. The output of the two TRANSMIT MUXREG block 512A and 512B, therefore, comprises, data portions [B,D] as  $b0\_ff$  514A and [A,C] as  $b1\_ff$  514B.

**[0038]** In Panel A 550A, data transfer from the bus domain circuitry to the core domain circuitry is shown where a condition involving skew tolerance of 0.25 and added latency of 0.625 is programmed. Skew tolerance, which is measured in core clock cycles in this case, is defined as the minimum distance between data sample (i.e.,  $core\_ff$ ) and changing data input (i.e.,  $b0\_ff$  or  $b1\_ff$ ). Added latency is also measured in core clock cycles, obtained by averaging the values associated with the four data blocks (from start of data input, i.e.,  $b0\_ff$  or  $b1\_ff$  to  $core\_ff$ ). Actual latency is determined as one  $bus\_clock$  cycle plus the added latency, which in 5:4 mode translates to 1.25  $core\_clock$  cycles plus the added latency.

**[0039]** As shown in Panel A 550A, which exemplifies the best latency condition but with the worst skew tolerance, the core clock synchronizer controller 124 generates the b2c\_valid\_ff 302 signal such that there is no valid RX operation on cycle 0 of the core\_clock (i.e., its first cycle). The output of the RECEIVE MUXREG 516, i.e., core\_ff 522, first loads data block [A] from b1\_ff 514B, then data block [B] from b0\_ff 514A, then data block [C] from b1\_ff 514B, and then data block [C] again (in cycle 0 of the core\_clock's second sequence, which is the extra cycle unused, hence giving rise to the invalid C or XC data block), and finally, data block [D] from b0\_ff 514A. Since the valid [C] block was loaded into core\_ff 522 from b1\_ff 514B 0.25 core\_clock cycles after b1\_ff 514B loaded it, the skew tolerance is 0.25 core\_clock cycles.

**[0040]** Panel B 550B of FIG. 5B exemplifies the programming mode with the next best latency condition (added latency = 0.875) which has the next best skew tolerance (= 0.5 core\_clock cycles). Under these conditions, the core clock synchronizer controller 124 generates b2c\_valid\_ff 302 such that it is driven LOW in the fifth core\_clock cycle (i.e., cycle 4). The output of the RECEIVE MUXREG 516, i.e., core\_ff 522, first loads data block [A] from b1\_ff 514B, then data block [B] from b0\_ff 514A, and again data block [B] that is not used (in cycle 4 of the core\_clock's first sequence, which is the extra cycle unused, hence giving rise to the invalid B or XB data block), then data block [C] from b1\_ff 514B, and finally, data block [D] from b0\_ff 514A. Since the valid [B] block was loaded into core\_ff 522 from b0\_ff 514A

0.5 core\_clock cycles after it appeared on b0\_ff 514A, the skew tolerance is 0.5 core\_clock cycles.

**[0041]** The programming mode with the worst latency (= 1.125) and the best skew tolerance (= 0.75 of core\_clock cycles) is shown in Panel C 550C of FIG. 5B. The core clock synchronizer controller 124 generates b2c\_valid\_ff 302 such that it is driven LOW in the fourth core\_clock cycle (i.e., cycle 3). The output of the RECEIVE MUXREG 516, i.e., core\_ff 522, first loads data block [A] from b1\_ff 514B (in cycle 2 of the core\_clock's first sequence), and again data block [A] that is not used (in cycle 3 of the core\_clock's first sequence, which is the extra cycle unused, hence giving rise to the invalid A or XA data block), and then data block [B] from b0\_ff 514A, then data block [C] from b1\_ff 514B, and finally, data block [D] from b0\_ff 514A. Since the valid [A] block was loaded into core\_ff 522 from b1\_ff 514A 0.75 core\_clock cycles after it appeared on b1\_ff 514A, the skew tolerance is 0.75 core\_clock cycles. As pointed out earlier, the added latency is the average of the time (in core\_clock cycles) from b0\_ff or b1\_ff to core\_ff for all used data. Accordingly, no latency value is shown in any data portion with an X.

**[0042]** Based on the foregoing Detailed Description, it should be appreciated that the synchronizer embodiments of the present invention may be programmed for different latencies and skew tolerances for transferring data across a clock boundary between any two clock domains having a known N:M ratio (e.g., M = N-1). Since the physical implementation of the synchronizer circuitry in both directions of data

transfer is essentially the same, a single design may be used for a particular application, thereby minimizing development costs.

**[0043]** Although the invention has been particularly described with reference to certain illustrations, it is to be understood that the forms of the invention shown and described are to be treated as exemplary embodiments only. Various changes, substitutions and modifications can be realized without departing from the spirit and scope of the invention as defined by the appended claims.